A Novel Low Power Pulsed Latch with Increased Reliability
نویسنده
چکیده
The maturation in fabrication technologies of semiconductor integrated circuits results in rapidly shrinking technology node and aggressive scaling of voltage causes an increase in the probability of soft errors in advanced CMOS digital logic circuits. Many attempts to mitigate the soft errors ensue in significant cost penalties in terms of area, power and performance. The proposed method intents a pulsed latch with increased immunity, reliability and reduced power consumption for this purpose, a new transition detector is designed in order to detect single event transition. It shows a remarkable melioration in terms of power, area and performance when compared to conventional transition detector post layout simulation using CMOS 45nm. This detector is further engrafted into the latch to be used as register. The reliability and effectual functioning of proposed pulsed latch is compared with conventional register. The proposed system is designed using MICROWIND 3.1 to get efficacious output.
منابع مشابه
Dual Stack Conditional Push-Pull Pulsed Latches
In this paper, a novel class of pulsed latches of high speed under minimum energy consumption is designed and implemented in 65-nm CMOS technology. This conditional push-pull pulsed latch adopts a push-pull output stage, which is driven by two split paths with a conditional pulse generator. It is implemented in two versions, respectively, without (CP 3 L) and with (CSP 3 L) shareable conditiona...
متن کاملA high-speed, low-power conditional push-pull pulsed latches with split paths technology
A 65-nm CMOS technology is used in this paper for introducing a novel class pulsed latches. It is having topology of conditional push-pull pulsed latch and is designed based on two split paths with conditional pulse generator. The pulse generator is the main difference, which can be either shared (CSP 3 L) or not (CP 3 L). Proposed topology outperforms than TGPL and it is very fast. The energy ...
متن کاملLow power and Area Efficient System with Fast Error Correction using Pulsed Latch
Aggressive reduction of timing margins, called timing speculation, is an effective way of reducing the supply voltage for a pipeline circuit and thereby its power consumption. However, probability of timing error increases with the voltage scaling and hence, the errors must be corrected with small cycle penalty. Here introduce an improved Razor approach by replacing flip flop by pulsed latch, w...
متن کاملA novel radiation hardened by design latch ∗
Due to aggressive technology scaling, radiation-induced soft errors have become a serious reliability concern in VLSI chip design. This paper presents a novel radiation hardened by design latch with high single-eventupset (SEU) immunity. The proposed latch can effectively mitigate SEU by internal dual interlocked scheme. The propagation delay, power dissipation and power delay product of the pr...
متن کاملA New Energy x Delay-Aware Flip-Flop
This paper describes the Differential Pass Transistor Pulsed Latch (DPTPL) which enhances D-Q delay and reduce power consumption using NMOS pass transistors and feedback PMOS transistors. The proposed flip-flop uses the characteristic of stronger drivability of NMOS transistor than that of transmission gate if the sum of total transistor width is the same. Positive feedback PMOS transistors enh...
متن کامل